#FPGA Synchronization

[digilogic-system]

Digital Telemetry Receiver

Digital Telemetry receiver is a key element in the modern-day engineering world, which excels at full flexibility and versatility that support satcom systems, and critical applications. This system is based on an advanced design that allows the use of resources of field programmable gate arrays (FPGA) and software-defined radios (SDR) in the processing of signals. These systems are telemetry receivers, waveform processors, and signal processors which can work together very well as they are also very versatile and high-performance designs in the aerospace, defense, automotive, and manufacturing industries.

The core of the Digital Telemetry Receiver design is flexibility. This versatility does not represent just a feature but a fundamental aspect that ensures that they can be deployed in a multitude of environments with complex telemetry demands. Whether navigating data from thousands of miles away through satellites or getting critical info from right down on ground level, digital telemetry receivers always provide good and reliable data and results.

What is the Digital Telemetry Receiver?

The telemetry receiver is the high-performance electronic hardware instrument required for data transmission and interpretation in SD and flight environments e.g. in satellite and ground station applications. Its task is to ensure data integrity and adaptability through the seamless functionality of the system and provide an integrated solution for data acquisition systems and analysis.

As core elements of telemetry receiver design, FPGA-based signal processing, and software-defined radio (SDR) technology are employed for digital telemetry reception, waveform processing, and signal analysis.

The indigenous and FPGA-based design assists in seamless configuration to incorporate new modulation schemes and remains compatible with the evolving telemetry standards and requirements. The telemetry receiver represents a high-level solution for real-time data acquisition, processing, and analysis in mission-critical tasks.

What are the key components of a Digilogic’s digital telemetry receiver?

The Digilogic digital telemetry receiver has FPGA-based signal processing units, radio transmission software, signal processors as well as Automatic Gain Controller (AGC) modules. These devices support the configurable use options for single and dual formats and the waveform for (AM, FM, PM, BPSK, QPSK, SOQPSK) with standard data. This data can be transferred by star data rate range 40 Mbps down to 100 kbps. Also, there is AM tracking, diversity combining, equalization, PCM-FM & SOQPSK-TG demodulation, bit and frame synchronization, LDPC and CC decoding as well as TMoIP according to MIL-STD-188-220B.

In addition, digital telemetry receivers made by Digilogic Systems have a striker that is inbuilt as a performance test generator without the need for external sources. These are the components that enable the design which include the provision of the inputs of the down-converted IF signal, Bit sync output, and Data & Clock signals of the properties that can be analyzed with external systems through the rear-side connectors. It is the FPGA-based systems that lie at the core of these devices and that enable them to achieve customization for any new modulation scheme with ease thus making them suitable for the changing demands of telemetry reception and reception and processing.

What functionalities does a Digilogic’s digital telemetry receiver support?

Digilogic Systems receivers support the following functionalities: Automatic Gain Control, AM Tracking, Diversity Combining, Equalization, Demodulation of many waveforms, Bit Synchronization, Frame Synchronization, LDPC and Convolutional coding, and Telemetry Over IP. Digilogic’s digital telemetry receiver delivers high performance driven by its abundance of features that cater to the standing needs of satellite and flight test ground station applications. Conventionally, it allows for various types of configurations such as Single and Duplicate and formats like AM, FM, PM, BPSK, QPSK, and SOQPSK with wide data rates from 40 Mbps to 100 kbps.

What configurations and waveforms are available in Digiloigc’s digital telemetry receivers?

Digilogic's digital telemetry receivers can configure digital telemetry in different waveforms as a result offer a better solution to diverse telemetry requirements. These configurations include a single-dual scheme for which we give flexibility to the designers and deployers on system design and set-up. These configurations extend through a multitude of waveforms including AM (Amplitude Modulation), FM (Frequency Modulation), PM (Phase Modulation), BPSK (Binary Phase Shift Keying), QPSK (Quadrature Phase Shift Keying), and SOQPSK (Sequential Quadrature Phase Shift Keying).

How does a Digilogic's digital telemetry receiver facilitate testing and analysis?

Digilogic's digital telemetry receiver has all the properties needed for its sophisticated testing and analysis, due to the advanced feature and the flexible design. Primarily, its signal processing unit which is FPGA-based yields high efficiency in processing complex signals of telemetry in real-time mode, making it possible for more in-depth analysis. Software Defined Radio (SDR) makes it quicker to adjust the signals, and it also can be applied in different signal modulation methods, thus, it is beneficial in different applications.

Product Features:

Dual Channel RF (S-band) and IF Receiver   

Data rates up to 40 Mbps

Eye pattern diagram

Spectrum Display

I/Q constellation diagram

Trellis Detection for improved performance

Diversity Combiner and Equalizer

Convolutional and LDPC Decoding

Decryption, Frame Synchronization

AFC, AM Demodulation for Tracking

Telemetry over IP (TMoIP ) Support

Supports display over ethernet

Customizable for various other modulation schemes and data rates

Applications of Digilogic’s Digital Telemetry Receiver:

Telemetry Tracking and Reception: The Digilogic’s Digital Telemetry Receiver, is an excellent choice for tracking, and receiving telemetry data from various sources. These sources include aerospace, defense, automotive vehicles, and manufacturing industries. 

Aircraft and UAVs Flight Testing: As far as telemetry is concerned, the telemetry receiving antenna is one of the primary tools utilized in the aviation sector and autonomous aircraft. This data represents the crucial flight attributes of altitude, speed, engine parameters, and readings from sensors that give engineers and operators the ability to evaluate and predict aircraft performance and safety.

Low Earth Orbit (LEO) Satellite Tracking and Data Reception: From the point of view of those who need satellite communication and tracking systems, a Digilogic Telemetry Receiver offers them advanced telemetry data receiving capabilities from Low Earth Orbit (LEO) satellites. It assures the support of multiple waveforms and configurations as this equipment could be used for satellite guidance, data receipt, and link analysis.

Conclusion:

Digital Telemetry Receiver of Digilogic Systems ranges beyond other similar devices in terms of tracing telemetry information and UAV flight or testing, or in satellite tracking while in Low Earth Orbit (LEO). Using FPGA for signal processing, SDR technology, device configuration, and multiple waveforms, it offers efficient radio transmission and data processing. 

The availability of Automatic Gain Control, a signal generator built-in, and the capacity to access diverse signals for analysis are indispensable features of the device which makes it very similar to a real oscilloscope. Overall, Digilogic's telemetry receiver emerges as a strong and flexible platform for the most demanding telemetry applications from the areas of aerospace, defense, automotive, and manufacturing industries.

Contact us today to discuss your digital telemetry receiver requirements

Website: https://www.digilogicsystems.com/ Phone: Hyderabad: (+91) 40 4547 4601 / 02 / 03 Bengaluru: (+91) 80 4975 6034 Email: info@digilogicsystems.com Locations: HEAD OFFICE

102, 1st Floor, DSL Abacus Tech Park Beside DSL Virtue Mall, Uppal, Hyderabad, Telangana-500 039, India

BRANCH OFFICE

216, 3rd floor, Zareen Heights, Varthur Road, Nagavarapalya, C. V. Raman Nagar, Bengaluru, Karnataka — 560093

[ledvideo]

Small spacing LED display splicer technology

With the continuous advancement of technology, small-pitch LED displays have become the first choice in many high-end applications due to their seamless splicing, high definition and excellent display effects. However, to give full play to these advantages requires not only high-quality image processing and exquisite assembly technology of the LED display itself, but also a powerful image splicing processor - that is, a splicer. This article will delve into the technical requirements of small-pitch LED display splicers and their key role in a variety of application scenarios.

Core technical requirements for image stitching processors

Output synchronization: In order to ensure the smoothness and unity of the spliced picture, the splicer must ensure the synchronization of all output signals. This can avoid screen tearing and desynchronization, especially when playing high-speed moving images, synchronization is particularly important. Introducing synchronous control and asynchronous control of LED display to you.

Image processing algorithm: As the pixel pitch of LED displays shrinks and the viewing distance becomes closer, the image processing algorithm must be able to keep the image clear after scaling. This means that the splicer needs to have optimized image processing capabilities to ensure that the edges of the image are smooth, alias-free, and the brightness is uniform. What is a fine-pitch LED display?

Custom output resolution: Since the physical resolution of LED displays may be irregular, the splicer needs to be able to support custom output resolution to accommodate display screens of different sizes and specifications. Provide you with LED display specifications.

Splicing processing technology for small-pitch LED displays

The splicer can output multiple DVI signals to achieve seamless splicing of multiple displays. For very large-scale LED displays, they are usually composed of independent display areas driven by multiple LED controllers. The splicer needs to provide DVI output interfaces that match the number of LED controllers and effectively splice the entire LED screen.

Key technical points include:

Signal output synchronization: Ensure the synchronous output of multiple DVI signals, avoid screen tearing at the splicing point, and ensure the integrity and coherence of the playback content.

Graphics processing algorithm: Use high-end image processing chips or complex FPGA graphics processing algorithms to ensure that the image can still maintain the best display effect after being reduced, and to avoid edge jagged edges and missing pixels. Take you to understand LED chips: technology, application and development.

Non-standard resolution output: The splicer should support non-standard resolution output to adapt to different splicing methods and resource allocation, effectively saving the number of LED controllers and transmission equipment used.

Wide application of small spacing LED displays

Small-pitch LED displays have a wide range of applications, covering many fields such as military exercises, public security, power dispatch, traffic monitoring, energy production, government meetings, radio and television, and public information release. As a new generation of display terminals, small-pitch LED displays are providing high-quality visual experience for key systems in various industries. Provide you with small spacing LED display price and buying guide.

In summary, the splicer for small-pitch LED displays is not only the core of the technology, but also the key to achieving high-quality display effects. By continuously optimizing and upgrading image processing algorithms, synchronization technology and output resolution customization capabilities, the splicer can meet the growing market demand and provide stable and reliable display solutions for various high-end applications. With the continuous advancement of technology, we expect that small-pitch LED displays can exert greater potential in the future and bring users a more shocking visual experience.

Thank you for watching. I hope we can solve your problems. Sostron is a professional LED display manufacturer. https://sostron.com/about We provide all kinds of displays, display leasing and display solutions around the world. If you want to know: Advantages of wireless LED displays. Please click read.

Follow me! Take you to know more about led display knowledge.

Contact us on WhatsApp：https://api.whatsapp.com/send/?phone=8613570218702&text&type=phone_number&app_absent=0

[teardownit]

Sometimes, when making your own devices on microcontrollers, there is a need to display huge amounts of information on a display and to use a bigger screen for ease of perception. Unfortunately, there are no ready-made and budget-friendly solutions for this task on the market. LCD displays with the ability to connect to a microcontroller are usually tiny and pricy.

But at the same time, there is a wide selection of legacy LCD monitors with a VGA interface. Models with a diagonal of 15 to 19 inches can be purchased in perfect working condition for a very low price, or one can even get one for free. This especially applies to monitors with a 4:3 aspect ratio. In addition, such models are usually quite reliable.

Most older monitors only have a VGA connector for connecting to a computer. Sometimes there is an additional DVI port (on more expensive models). The HDMI connector is more common on modern devices.

Thus, with a probability close to 100%, we'll get just a VGA on an older monitor. In order to display an image on such a monitor, it is enough to work with only five signals: analog R (red), G (green), and B (blue), responsible for the brightness of each color component, as well as digital HS (horizontal sync) and VS (vertical sync), providing synchronization. Analogue signal levels should range from 0 to 0.7 V, where 0 V corresponds to no light at all and 0.7 V to maximum brightness. Digital signals HS and VS are short pulses with a TTL level of negative polarity. The timings of these signals can be found, for example, here: http://tinyvga.com/vga-timing/640x480@60Hz.

Typically, special controllers, or FPGAs, are used to generate video signals, and many FPGA development boards are already equipped with a VGA connector. However, FPGAs are often expensive and require many additional components. I was looking for a simpler and cheaper solution. As a result, the decision was made to use CPLD. CPLDs have fewer available logic gates (LEs) than FPGAs but are less expensive. For example, the MAX II Altera EPM240 development board is sold on Aliexpress: https://www.aliexpress.us/item/3256804686276488.html for only $8.12 (excluding shipping), and the kit even includes a programmer. The chips themselves can be purchased for $1.6–2.1 (for nice knockoffs).

Plain text mode was chosen for implementation because it is easier for a slow microcontroller but at the same time quite informative. Some graphics elements can be implemented using pseudo-graphics symbols, as was often done in the days of DOS. The introduction of a graphics mode would require transferring a large amount of data from the microcontroller and additional efforts to create it, which is not always possible, especially for weak cores.

CPLD has a built-in Flash ROM (User Flash Memory block, UFM), which can be used as a character ROM. However, its capacity is very limited—only 8 kbit, or 1 KB. This amount of storage is only sufficient for characters with a resolution of 5×7 pixels, and only if we discard non-displayable, insignificant, and visually identical characters from the ASCII table. In addition, the use of UFM will require the use of logic gates (LE), of which there are already a few. Despite the attractiveness of this option, I had to abandon it and use an external ROM chip, which can be salvaged from an old motherboard. Choosing a microchip with a supply voltage of 3.3 V will eliminate problems with matching voltage levels for the CPLD. The capacity of such ROMs is quite large: 2, 4, or 8 Mbit, or at least 256 to 1024 KB, which allows one to store a large number of different fonts with a decent resolution of 8x16 pixels.

To store the screen image, you will also need a RAM chip. Let's estimate the approximate size required for this. If we plan on using an 8×16 pixel font on a screen with a resolution of 640×480 pixels, we will end up with 80 characters per line and 30 lines on the screen. Thus, saving the screen image will require 80 × 30 = 2400 bytes. This number is somewhat inconvenient because it is just slightly larger than the nearest power of two, 2048. The memory use in this case is inefficient—only 58%, since the next power of two is 4096. By the way, this is exactly why text mode with 80×25 symbols became popular since there are 5 fewer lines on the screen. In this case, only 2000 bytes of memory are needed, which easily fits into 2 KB.

However, modern memory chips have significant storage sizes, and saving memory is not so critical nowadays. Moreover, one can deliberately choose to waste memory in order to simplify the decryption logic and save CPLD logic elements. Then you will need at least 4096 bytes (2^12, 12 address bits), which can be divided as follows: 5 address bits are allocated to the row address on the screen (30 of 32 will be used) and 7 bits to the column or position address characters in the string (80 out of 128 will be used).

4096 bytes are required only for storing ASCII symbols. The same amount of memory will be taken by the symbol attribute page. Attributes must include character color (3 bits), background color (3 bits), underline, and blinking. So, a memory of at least 8 KB is required.

Of the most affordable options, the best one is static RAM (used as cache memory), also salvaged from old devices or motherboards. It should be noted that this memory can only operate at 5 V. However. If it is a CMOS-type memory, it can take 3.3 V, but this will require timing correction.

So, we got the following diagram:.

The circuit includes only three microchips and a minimum number of external components. Using the aforementioned Altera EPM240 development board as a base, all you need are ROM chips, RAM chips, and a DSUB header with five resistors. Connecting signals to the CPLD is just an approximation, since almost all of its pins are equivalent (with the exception of Global CLK, one of which requires connecting a signal from a clock generator). When the chip is repeatedly reprogrammed for a new device, almost all of its signals can be reassigned. Currently, the device is assembled on a breadboard and can be left aside.

The device communicates with the microcontroller via a parallel 8-bit interface (in the diagram, signals with the HOST prefix), which is logically almost identical to the widely used display interface on the 1602 and similar controllers. The only difference is the addition of a BUSY signal directed from the device to the microcontroller. Its necessity is due to the fact that access to the RAM chip is provided only during the backward sweep period. The rest of the time, the chip is busy (pun intended) executing CPLD logic. The BUSY signal also acts like an interrupt request (IRQ) function. When it's changed, the controller can automatically start writing to the screen buffer.

Interface description:

DATA[7:0] – eight bits of data, unidirectional port, intended exclusively for writing to the device

CS – chip select; 0 for chip is selected, 1 for chip is not selected. On the positive edge of the CS signal, the data is latched for writing.

AD – address/data, during a write operation: 0 – data is being transferred; 1 – address is being transferred.

BUSY – device busy state; 0 – free; 1 – busy. If the device is busy, the write operation to RAM is ignored. Writing is only possible to the address register.

RESET – device reset. 0 – reset; 1 – work. A hard reset can be used to turn off the screen immediately. When this signal is activated, the image output to the monitor stops. Resetting does not affect the contents of the RAM chip.

Writing data from the microcontroller to RAM is possible only during the backward sweep of the frame scan, when the RAM chip is not occupied by the CPLD logic. This time interval is 1.440 milliseconds. Despite the significant duration of this interval, when using slow microcontrollers, there may not be enough time to completely rewrite the entire memory space. For example, an AVR microcontroller, when operating at a frequency of 11.0592 MHz, is capable of recording only three full-screen lines with all the attributes. If one does not update the attributes (as is usually the case in real-life applications, attributes are written once when the program starts), then six full rows can be written in this time. Perhaps optimizing the code and rewriting it in assembly language can significantly speed up the process of updating data. Otherwise, it may take from 5 cycles (if updating only the data) to 15 cycles (if updating the attributes) to completely rewrite the screen. At 60 fps, it will take 1/12 to 1/4 of a second. Those who have ever worked on IBM PC/XT or IBM PC/AT computers with processor clock speeds around 4 to 12 MHz may notice the experience of refreshing the screen to be familiar.

If you don’t want to wait for the next vertical pulse and want to record all the data at once, you can use the RESET signal. When activated, the internal logic of the CPLD stops and is disconnected from the RAM chip, allowing the microcontroller to directly access the memory. Registers for working with RAM are not affected by the reset signal.

In general, the write operations are as follows: you need to wait until the BUSY signal becomes zero, then put the desired data on the data bus, set the data type (address or data) AD, and set the CS signal first to 0, then to 1. When this signal changes from 0 to 1, the data is stored in memory. During a vertical pulse, the RAM chip is directly connected to the microcontroller's HOST signals, so maintaining the timings during writes becomes the responsibility of the microcontroller. However, since static RAM is a fairly fast device and typically has timings significantly smaller than the maximum speed of an average microcontroller driving its I/O lines, this task is not difficult.

The RAM chip D43256BGU-70LL is connected to the CPLD's output pins, with the lines having a 'RAM' prefix on the diagram. These signals include an 8-bit bidirectional data bus and a 13-bit address bus. Of the control signals, only the WE signal is used. Since there is only one chip on the RAM bus and both buses (address and data) are completely under its control, the OE and CS signals are not used, equal 0, and connected to GND.

The SST49LF002A ROM chip is connected similarly (signals with the 'ROM' prefix), except that the data bus in this case is unidirectional. The OE and WE signals of this IC are also not used and are directly connected to 0 (GND) and 1 (VCC), respectively.

Jumpers are connected to the available CPLD pins to select the current font. Since the ROM chip is large enough, it allows one to store several different fonts, including national alphabets, and switch to them by installing jumpers.

The DSUB VGA port is connected to the CPLD using only 5 resistors. Resistors in the HS and VS circuits are primarily for protection and can be ditched. Resistors in circuits R, G, and B are selected in such a way that, together with the input resistance of the monitor (75 Ohms), they form a voltage divider that reduces the voltage at the monitor input to 0.7 V.

The power leads are shunted with ceramic capacitors, and the clock signal with a frequency of 50 MHz from a crystal is supplied to the GCLK0 pin. These parts were on the breadboard originally.

A resistor, a capacitor, and a button are connected to the RESET signal, forming it. However, if the signal is generated by a microcontroller, these components are redundant.

After creating the main part of the CPLD operating logic, it became clear that the number of logic elements (LEs) used was slightly over half of the available ones. In this regard, the idea arose to complexify the logic and add more features. First of all, the number of colors can be increased to 16 by adding three additional CPLD pins and three resistors. This won't significantly complicate the scheme, but it will add eight more colors. In this case, the RAM page with attributes will have to be completely devoted to color, and another page with attributes will have to be added, increasing the RAM address bus by 1 bit. In the second page of attributes, you can implement font selection, underlining, character and background flickering, and so on.

The new scheme looks similar to the previous one.

As the number of colors increases, the question is: which palette to choose? With only 8 colors, there is no such question; all colors are different combinations of the three primary colors: red, green, and blue (2^3 = 8). When there are more colors, different options are possible. For example, the 16-color EGA palette: https://moddingwiki.shikadi.net/wiki/EGA_Palette:

As can be seen from the presented palette, the 4th bit in the color number stands for brightness. However, the halves of the table are not evenly separated by brightness. The first half is set to 2/3 brightness (byte AAH = 170 = 2/3 × 256). In the second half, another 1/3 of brightness is added (byte 55H = 85 = 1/3 × 256), and the colors in this part are called "bright."

Interestingly, color No. 6 (yellow/brown) in this scheme deviates from the expected AAAA00 and is specifically set to AA5500. This was done to replace the unattractive, dirty yellow color with the more appealing brown. This is a known feature of EGA video cards and monitors. Some monitors took this into account, while others did not implement this feature in order to simplify the circuit. Some models added a BROWN ADJ knob so that the user could set the desired shade of that color. That is why the color in the table is indicated as yellow/brown.

Nonlinear separation by brightness level automatically leads to two shades of gray showing up: light gray and dark gray, which are widely used.

In the 16-color VGA palette: https://lospec.com/palette-list/microsoft-vga, the situation is slightly different: the colors are divided exactly in two halves by brightness (80H = 128 = 1/2 × 256):

There is also a noticeable outlier in this palette: light gray (С0С0С0), which should be black, duplicating an existing color. Additionally, this color swapped places with the dark gray color (808080). This was done intentionally to ensure compatibility between the VGA and EGA 16-color palettes, making them almost identical.

In our case, when the R, G, and B signals are generated in hardware using resistors, it is more convenient to use the EGA palette. So, it is necessary to make a software correction only for one color, No. 6. All other colors are generated automatically. Switching to the VGA palette would require not only a program change but also an additional group of resistors to be added to create the light gray color (C0C0C0). The resistors should be picked so that one group provides a brightness level of 1/3, the second is 2/3, and together they provide full brightness. By simple calculations using Ohm's law, we get the following values: 390 Ohms and 750 Ohms.

The signal generation logic for a static image like the one with test color bars is quite simple. However, if it is necessary to generate a dynamic image, the task becomes more complicated. It is necessary to organize a logical interface with RAM and ROM. At the same time, data exchange should occur not just quickly but lightning-fast! Let's first evaluate whether the selected chips can keep up with operating like this.

So, the resolution is 640x480. Pixel output frequency is 25 MHz (the standard specifies 25.175 MHz, but rounding to 25 MHz is acceptable since VGA, like many other analog standards, allows a significant spread of parameters). The frame refresh rate is 60 Hz (actually 59.5 Hz), and the line refresh rate is 31.46875 kHz (actually 31.25 kHz). Thus, the output time of one pixel is 40 ns, and the output time of an 8-bit character is 320 ns. During this time, the ASCII code of the character (one byte), the color code (one byte), and the attributes (one byte) should be read from RAM, and then, using the ASCII code as an address, we should read the bit mask of the character from ROM. Only then will the CPLD logic have all the necessary information to begin imaging.

According to the technical description (datasheet), for the selected D43256BGU-70LL chip, a full read cycle takes 70 ns. Considering the use of the chip at reduced voltage, the read cycle takes longer—let's say, 100 ns. Thus, in 320 ns, we will have enough time to read three bytes from RAM: ASCII code, color code, and character attributes. Great. The situation with ROM is more complicated: the address is written to it in two steps—in rows and columns—and, according to the manual, the read cycle takes 270 ns. Not the highest speed, but within the required 320 ns, even with time to spare.

The problem is that we can't start issuing the ROM address until we know at least the ASCII code, which takes 100 ns. This sums up to 370 ns. What saves us is the fact that each RAM or ROM read cycle individually fits within the allowed interval, and we can simply spend two additional cycles reading data. To add these two loops during data preparation, it is necessary to shift the character display area, creating an additional blanking area 2 characters wide at the beginning of the line and reducing the same area at the end of the line by 2 characters. This is quite simple to do: we simply shift the horizontal blanking pulse by 640 ns (accordingly, the horizontal sync pulse also shifts). From the monitor's point of view, there is no difference.

To better understand when and what to write and read, it is handy to create a timing diagram. At the beginning, all the timings were in my head, but creating a paper diagram and giving it another look allowed me to significantly optimize read cycles and even reduce the number of registers used.

The cycle begins by setting the RAM address of the ASCII character byte on the bus. After 80 ns, the requested byte appears on the RAM data bus, which is instantly used to generate the byte read address from the character generator ROM. At the 100 ns mark, we set the address of the symbol attributes byte to the RAM address bus. At 140 ns (60 ns after setting the address), we latch the first part of the ROM address. After another 60 ns, we set the second part of the address on the ROM address bus. At this point, there should be a byte of data on the RAM data bus with character attributes, where 5 bits correspond to the font and are included in the second part of the ROM address. The remaining 3 bits of data are stored in temporary register 2. After another 60 ns, we latch the second part of the ROM address. Data will appear on the ROM data bus 120 ns after this event, already during the second cycle. To prevent loop intersections, we write this data to temporary register 1 at 80 ns. And finally, at 300 ns, all the prepared data is written to the working registers. The character bitmask from temporary register 1 is copied into the rom_reg register, and the stored attribute bits are applied to the color byte that has been read at that time.

Thus, by the end of the second loop, all the data will be ready for outputting the symbol.

Writing data from the microcontroller to RAM is carried out as follows. We wait until the BUSY signal becomes zero, after which we set the starting addresses in the registers where data will be written. Typically, this is address 0, corresponding to the start of the data page, but a random address can also be chosen if only a few bytes need to be changed. Then we record the data. After each byte is written, the address is automatically incremented. When the edge of the screen is reached (the 80th character in a line), the address of the character position in the line is automatically reset to zero, and the line address is incremented by 1. After the entire page of data is written, the address is automatically adjusted to the attribute page entries and then the color page entries. After writing all three pages, the address is also automatically reset, and the process begins again with writing to the data page. Thus, the start address is set only once, and then only data is written. This saves a few microseconds on address setting and simplifies the code when all data can be transferred in one cycle.

Data format for writing data (AD=0):

The data page stores ASCII character codes.

The attributes page stores symbol attributes. The lower two bits are responsible for the hardware-driven blinking of a character or background, and the third bit is for the underline. The upper 5 bits select the font. Accordingly, you can display characters from different fonts mixed in any combination. 5 digits for selecting the font allow one to store 32 different fonts, which can include any symbols of national alphabets as well as tiles for displaying an image.

The color page contains the character color and the background color. Color can be anything from the 16-color palette.

There are three address registers. The choice of which particular one to write to is defined by the most significant bits of the data byte. If the most significant bit [7] is 0, then the position register in the row (column) is written. If it is 1, then the line number register (line) and RAM page number register (ASCII code, attributes, or color) are written. If the three most significant bits are equal to 1, then a special control register is written, bits [4] and [3] of which determine the position of the hardware-generated line when the underscore bit is turned on, and bits [2–0] are reserved for future settings.

Data format for writing address (AD = 1):

A register stores the position in a string.

The register stores the line number and page selection.

If you set an address outside the range of 0-79 for a column and 0-29 for a row, then data will begin to be written to the shadow memory area, which is not displayed on the screen. There is nothing wrong with this; after passing the address 127, the data will again be written to the visible area.

Internal CPLD registers (some):

The register contains the current horizontal scan position. It is clocked at a frequency of 50 MHz, which is two times the required 25 MHz, so the least significant bit (tact bit) is not used. Accordingly, bits 1 to 3 indicate the position within the character, and bits 4 to 10 indicate the position of the character in the string. When the value reaches 1600, the register is reset to zero, and the value in the vreg register is increased by 1.

The register contains the current vertical scan position. Clocked from the hreg register. Bits 0 to 3 indicate the line within the character, and bits 4 to 8 indicate the line on the screen. Bit 9 is not used. When the value reaches 525, the register is reset to zero.

The registers contain the current address value for accessing RAM (16 KB in total). The lower 7 bits are the character address in the line (column), then 5 bits are the line address, and 2 bits are the page address (ASCII code, attributes, or color). There are two of these registers: one for internal use by the CPLD logic, and the second is controlled externally by the microcontroller.

The ROM address register is written in two stages. It contains the character string address, the character's ASCII code, and the font address. These addresses are located in such a way that one can flash standard DOS *.fnt font files into the ROM without any additional processing, just one after another. You can combine several fonts into one file for firmware using any file editing program. Just make sure that the fonts have a resolution of 8x16.

Color output register. This register is connected directly to the CPLD pins, supplying the R, G, and B signals to the monitor. The lower 3 bits provide a signal with 2/3 of a brightness level (they must be connected to 390 Ohm resistors); the highest ones provide a signal with a brightness level of 1/3 (they must be connected to 750 Ohm resistors).

Photos to illustrate:

[myprogrammingsolver]

Laboratory 7 – Simple VGA Driver to Display 256 Different Colors

This project is part of the course ‘Digital System Design Lab’. The purpose of this lab is to design a VGA driver to display 256 different colors on a monitor. The color data of each pixel is generated using an 8 bit counter implemented on an FPGA board. Description The VGA driver project generates two timing signals, `vsync` and `hsync`, to synchronize the plotting of vertical and horizontal…

[rupasriymts]

Simple Electronics Projects for Engineering Students

Are you a Final year student? Looking for “Simple electronic projects”? Then I have a Suggestion for you, Takeoff Edu Group provide number of project for Final year Students. Here we furnish a best Ideas and innovative projects for all Kind of Students (like Beginners to Advanced) based on their needs.

As an Engineering Students, You have to work on Simple Electronic projects on your Academic year.

Here are a few Takeoff Edu Group Title of simple electronic projects

Trendy Projects:

Virtex 7 FPGA Implementation of 256 Bit Key AES Algorithm with Key Schedule and Sub Bytes Block Optimization.

A Low-Power Low-Cost Design of Primary Synchronization Signal Detection.

Approximate Belief Propagation Decoder for Polar Codes.

Unequal Error Protection Code Derived from Orthogonal Latin Square Code.

Design and Implementation of a Hybrid Switching Router for the Reconfigurable Network-On-Chip.

Standard Projects

The Mesochronous Dual-Clock FIFO Buffer.

A Double Error Correction Code for 32-bit Data Words with Efficient Decoding.

Security Enhancement of Information using Multi-layered Cryptographic Algorithm.

Fast Mapping and Updating Algorithms for a Binary CAM on FPGA.

Security Enhancement of Information using Multi-layered Cryptographic Algorithm.

LED Blinking Circuit:

Components: LED, Resistor (220 ohms), Breadboard, Jumper wires.

Connect the LED and resistor in series and then connect them to the power source. The LED should blink on and off.

Buzzer Circuit:

Components: Buzzer, Resistor (1k ohm), Transistor (NPN, e.g., 2N3904), Breadboard, Jumper wires.

Connect the buzzer, resistor, and transistor in a circuit. Apply power, and the buzzer should produce sound.

Light-Activated Switch:

Components: LDR (Light Dependent Resistor), Resistor (10k ohms), Transistor (NPN), LED, Breadboard, Jumper wires.

Connect the components such that the LED turns on when light falls on the LDR.

Temperature Sensor with LM35:

Components: LM35 temperature sensor, Resistor (1k ohm), LCD display, Breadboard, Jumper wires.

Connect the LM35 to the LCD display to measure and display the temperature.

Simple Audio Amplifier:

Components: LM386 IC, Capacitor (10uF), Capacitor (0.1uF), Resistor (10k ohms), Speaker, Breadboard, Jumper wires.

Connect the components to create a basic audio amplifier circuit.

The above-mentioned Article are only the example of “Simple electronic projects”?, Here Takeoff Edu Group provide All kind of Academic projects with best project knowledge and support to Student necessities.

Why are you waiting for join and let’s start your Electronic Project today with Takeoff Edu Group.

[faststream]

5G ORAN BASE STATION

Faststream has been at the forefront of mobile networking evolution, seamlessly transitioning from 4G to 5G technologies. Our commitment lies in delivering cutting-edge, next-generation experiences and connections for customers and partners. Early investments in key 5G technologies have empowered us to provide highly differentiated offerings in 5G Base Station, Core Network, RAN, Management, and Applications.

5G Ecosystem Overview

5G Revolution

The advent of 5G promises a revolutionary shift in mobile networking, significantly increasing wireless data capacity and unlocking new possibilities for driverless vehicles, smart factories, remote surgery, and more. Establishing a sophisticated ecosystem of hardware, apps, and services is crucial, along with deploying 5G networks in the mmWave frequency, including the 26 GHz pioneer band.

Open RAN in Focus

Investors are keenly interested in the Open RAN instrument. This design promotes interoperability of wireless network hardware/software, breaking free from vendor lock-in. Open RAN fosters innovation by allowing new vendors to contribute use cases, apps, and services, driving competition and potentially reducing costs for mobile operators.

Components of a 5G Network

Macrocell: The Key Component

A 5G macrocell, a vital component of the network, utilizes Multiple-Input, Multiple-Output (MIMO) technology to provide cellular network radio coverage. Positioned on towers, these macrocells, with their MIMO antennas, can link billions of devices while minimizing latency.

Base Station Components

Central Unit (CU)

In a 5G network, the CU consolidates and manages upper-layer protocols across Distributed Units (DUs). Designed for data center deployment, the CU enables cost-effective creation of large capacity networks using FPGAs, Network Synchronization ICs, Ethernet, and Precision Crystal & SAW Oscillators.

Distributed Unit (DU)

Functioning like the typical modem of a 5G Base Station network, the DU is essential for delivering increased capacity and expanded capabilities, such as coordinated multipoint (CoMP). Faststream engineers face challenges in delivering higher capacity at a fraction of the power and cost per bit.

Radio Hardware Unit (RU)

The RU transforms radio signals from and to the antenna into digital signals for packet networks. It manages the digital front end, lower PHY layer, and digital beamforming. Considerations for RU design include size, weight, and power consumption.

Radio Frequency and Massive MIMO

MIMO System

The MIMO system, utilizing "Multiple Input, Multiple Output," enables 5G macrocells to send and receive data through antennas with multiple connections. "Massive MIMO" allows macrocells to connect with an even larger number of users without a significant increase in physical size.

5G MacroCell Range

The range of 5G macrocells can extend kilometers, providing service to major towns. Despite the extensive antenna ports, massive MIMO base station antennas maintain a size comparable to 4G and 3G base station antennas.

5G Software Components and Functionality

To meet the growing data demands of smartphone capabilities, infrastructure design in digital mobile communication systems is evolving. Integrated DDC (Digital Down Converter) and DUC (Digital Up Converter) channels play a crucial role in achieving faster data rates. Leveraging DSPs, FPGAs, and ASICs streamlines design efforts, saving costs and power.

Conclusion

Faststream's commitment to innovation and strategic investments has positioned us at the forefront of the 5G revolution. From advanced network components to embracing open standards, we are dedicated to delivering unparalleled 5G experiences for a connected future.

[programmingsolver]

Lab 1: Basics of Mapping VHDL to FPGA Hardware

Overview   In this lab, you will learn the basics of compiling synchronous circuit VHDL description to a target FPGA.   The goal of this lab exercise is to become familiar with the Quartus tool, especially dealing with how compiler maps the design onto the FPGA hardware. This introductory exercise contains a step-by-step tutorial on getting started.   After completing this exercise, you should…

[bigjoe11]

TEMPOTEC VARIATIONS V6 REVIEW

TEMPOTEC VARIATIONS V6 REVIEW

TempoTec Variations V6 In parallel, the Variations V6 also uses its own in-house FPGA-Master chip, working as the brain of the audio circuit. This audio system controller receives the data from the CPU, synchronizes and generates all audio clocks at the same time, then sends it to the dual DAC in I²S, or DSD. Thanks to that, the DAC also supports ultra-high-resolution files, up to 32bit-768kHz…

[vikuhivuted]

Dsss synchronization pdf

 DSSS SYNCHRONIZATION PDF >>Download (Herunterladen) vk.cc/c7jKeU

  DSSS SYNCHRONIZATION PDF >> Online Lesen bit.do/fSmfG

           28.04.2017 — 2.4 Zeitliche Synchronisation verteilter FPGA-Systeme . Sendeausgang und Empfangseingang am Master im Downstream (DS) AMS und. von LM Van Putten · 1976 · Zitiert von: 14 — View PDF; Download Full Issue Deoxyriboside control and synchronization of mitosis. Nature (Lond.), 194 (1962), p. 682 V.T. Oliveriro, D.S. Zaharko. 05.07.2022 — A computer or dedicated client can use the Network Time Protocol (NTP) to synchronize an internal clock to a server that is synchronized by This document is intended to help newcomers to understand OMA Data Sync (also known as SyncML DS) protocol and to select the appropriate release enabler von JM KELLY · 2004 — extensive manual tracking and manipulation. framework for coordination and synchronization consistent with DS-101 ADD, ignore.The topic of synchronization forms a link between nonlinear dynamics and neuroscience. On the one hand, neurobiological research has shown that the von M Heuer · 2018 · Zitiert von: 1 — suitable and a new laser-based synchronization system is used. This system generates a laser pulse train via a master laser oscillator and distributes this DS is considered as a stage of more sophisticated approach to data processing called In- telligent Data Engineering (IDE). The IDE framework and some of its 21.07.2022 — feduc-07-867186.pdf, 3,26 MB, Adobe PDF, View/Open Continuous emotional synchronization relates to how learners co-regulate their

https://www.tumblr.com/vikuhivuted/697985905530667008/team-brainstorming-techniques-pdf, https://www.tumblr.com/vikuhivuted/697985771942166528/humedales-artificiales-pdf, https://www.tumblr.com/vikuhivuted/697985771942166528/humedales-artificiales-pdf, https://www.tumblr.com/vikuhivuted/697985623233085440/fibra-prebiotics-pdf-editor, https://www.tumblr.com/vikuhivuted/697985905530667008/team-brainstorming-techniques-pdf.

[sunskylegacy]

Altium designer 20 tutorials

Advanced connectivity – One-touch creation of manufacturing files and design documentation.

Synchronized data management: a single view of data through schematic capture, PCB layout, FPGA program.

Project design: The single data model provides a single design environment and a view of the entire project.

Design Visualization – The new way to design 3D PCBs in real time and check clearances.

Concept exploration: LiveDesign protocol and vendor-independent environment.

It also gives you the possibility to obtain a viewer license.

Improvements in detecting the shape of PCB components.

It also provides you with an easy to use interface.

This tool is also the best and is compatible with the latest simulation support.

Multi-board upgrades are also available.

It also gives you a great routing environment.

The latest PCB design rules are also available.

It is also useful and makes schematic improvements.

You can also download and use it according to your needs. This tool is also available on the official website. You can also download this tool from our secure link. The download process for this tool is also straightforward. There are also billions of users of this tool. Altium Designer License Key is also very popular all over the world. Besides, it also provides you an easy to use interface. After installing this application, you can know how to change, organize and organize. What gives you revision control provides a design history and easily compares one design to another. The vendor applied to the library, Altium Vault. All important design functions are available here. It is also an amazing tool for all points of view of design. Additionally, this strategy is an attentive learning tool for electronic items. This software gives you complete aspects and a whole unified design. Also included are FPGA designs, mechanical CAD design, all of these are done with a single unified design environment. Also, it shows the background of our lives. You can also discover new designs and also get information about them. 2D and 3D designs with a new look and feel of fibula. This tool also maintains your projects in an amazing way. Altium Designer 21.0.8 Crack + Torrent (Full Version) freeloadĪltium Designer Torrent creates a smarter, safer, and more connected world with new, advanced and extraordinary technology.

Make PCB layouts, use board tool components with new designs at whatever stage you want to access. There are many other amazing features of this tool. This tool also allows you to complete the project by debugging it on the NanoBoard. It also reduces user pressure on natural philosophy styles. This tool also improves your productivity. The fastest and most efficient tool for designing printed circuit boards. It has the ability to develop impressive 3D PCB models. It’s an amazing tool for designing points of view. However, you can also make multiple designs according to your needs. Make PCB layouts, use board tool components with new designs at whatever stage you want to access them. This tool also provides you with a collection of items that help you from schematic to board layout.

This tool also helps you fabricate ideas. You can also make your design more attractive with this tool. It also improves the quality of your design. However, make your designs impressive and amazing. It also gives you the ability to transfer data with an order. Altium Designer Crack also helps you create products electronically. Unified tooling and 3D PCB functions produce brilliant results. This tool also allows you to perform manufacturing in a unique way. This tool also meets the requirements of all users on designs. These designs are circuit simulation, signal integrity analysis, PCB design, and many others. It is also useful for complete circuit design tasks. Furthermore, this tool is also very easy to use. It is also effective for length adjustment and 3D modeling. This tool is developed and marketed by Altium Limited. DOWNLOAD ONLY CRACK Altium Designer 21.0.8 Crack License Key Torrent 2021 freeloadĪltium Designer Crack is a famous and high-end PCB design tool.

[wirelessmains]

Benchmark construction

#Benchmark construction full#

All cameras were calibrated with the IMU, with the front cameras calibrated as stereo cameras and the remaining three calibrated as monocular cameras. The large rigid calibration target contained 7 ×12 April tags, with a tag size of 15 cm. We then performed spatio-temporal calibration between the cameras and the IMU embedded in the Alphasense. The calibration used the pinhole projection model with equidistant distortion. We used the open source camera and IMU calibration toolbox Kalibr to compute the intrinsic and extrinsic calibration of the Alphasense cameras. Similarly to the Newer College Dataset Multi-Camera Extension , Notably, the Hesai Pandar has a range accuracy of The Hesai lidar has 32 beams and aģ1 ° / elevation FoV, with a range of 5 c m / to 120 m /. The embedded cellphone-grade IMU operates at 40 H z / andĤ00 H z /, respectively. This configuration produces anīetween the front and side cameras of about 36 ° /. Each camera has a Field of View (FoV) ofħ20 × 540 p x /. An FPGA within the Alphasense hardware synchronizes the IMUĪnd five grayscale fisheye cameras – a frontal stereo pair with anġ1 c m / baseline, two lateral cameras, and one upward-facing camera. The multi-camera sensor is an Alphasense Core Development Kitįrom Sevensense Robotics AG. The correct placement of the lidar, metal tip, cameras was verified using a GOM Atos Q3 4 4 4 industrial 3D scanner. Milled components and dowel pins, we ensured an accurateĪssembly of the sensors.

#Benchmark construction full#

READ FULL TEXT VIEW PDFĭrawing on Hilti’s expertise, we manufacturedĪ precise handheld device that had improved accuracy and stability compared the rig used in the previous challenge. Results of the challenge show that while the top three teams could achieveĪccuracy of 2cm or better for some sequences, the performance dropped off in Second edition of the Hilti SLAM challenge, which concluded in June 2022. The multi-modality and diversity of our datasetĪttracted a large field of academic and industrial researchers to enter the Micrometer-accurate scanner, and temporal calibration was managed online using To further ensureĪccuracy, the extrinsics of our platform were verified with a Implemented a novel ground truth collection method that enables our dataset toĪccurately measure SLAM pose errors with millimeter accuracy. SLAM algorithms for tasks where accuracy and robustness are paramount, we To encourage multi-modal SLAMĪpproaches, we designed a data collection platform featuring a lidar, fiveĬameras, and an IMU (Inertial Measurement Unit). The dataset has a variety of challenges rangingįrom sparse and regular construction sites to a 17th century neoclassicalīuilding with fine details and curved surfaces. This end, we have created the Hilti-Oxford Dataset, to push state-of-the-art A key necessity in progressing SLAM research is theĪvailability of high-quality datasets and fair and transparent benchmarking. Simultaneous Localization and Mapping (SLAM) is being deployed in real-worldĪpplications, however many state-of-the-art solutions still struggle in manyĬommon scenarios.

[t2mip]

MIPI RFFE Master Slave Controller IP Cores control RF Front End Interfaces

T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s MIPI RFFE v3.0 Master and Slave Controller IP Cores which are mature, proven and in production chips with High performance and low power consumption support.

MIPI RFFE v3.0 Controller IP Cores, is the standard interface for control of radio frequency (RF) front-end (FE) subsystems. It delivers swift, agile, self-regulating, and complete control of the complex RF subsystem environment. The MIPI RFFE Master/ Slave Controller IP Cores is a full-featured, easy-to-use, synthesizable design that is easily integrated into any SoC or FPGA development. It can also support a variety of host bus interfaces for easy adoption into any design architecture – AXI, AHB, APB, OCP, VCI, Avalon, PLB, Wishbone or custom buses. MIPI RFFE v3.0 is also backward compatible with all prior generations

RFFE is a two-wire interface that uses non-terminated, single-ended CMOS I/Os for lower power. It can be used with a broad range of bus operating frequencies and Supports Command Frame, Data/Address Frame, No Response Frame, Bus ownership transfer, Interrupt polling, Master write and read, multi-master configuration, support for carrier aggregation and the use of multiple transceivers, dual-SIM designs and reserved registers that improve the efficiency of hardware and software development.

MIPI RFFE v3.0 IP cores, is designed to provide more accurate timing precision and reduced latencies needed for the technical advancement of 5G. The MIPI RFFE IP cores provides a simplified, fast, and more comprehensive control over the RFFE subsystems and deliver the specific capabilities necessary for traditional sub-6 GHz cellular bands. MIPI RFFE v3.0 IP cores delivers enhanced triggering features and functionality for synchronizing and scheduling changes in register settings across multiple devices enabling a better ecosystem along with 5G, LTE, GNSS, Nb-IoT, SDR or any other RF components.

MIPI RFFE Master/Slave Controller IP cores along with RF Front-End IPs have been used in semiconductor industry’s Cellular Electronics, IoT, Automotive, Industrial, Broadcast etc…

In addition to MIPI RFFE IP Cores, T2M ‘s broad silicon Interface IP Core Portfolio includes USB, HDMI, Display Port, MIPI(CSI, DSI, UniPro, UFS, I3C), PCIe, DDR, 10/100/1000 Ethernet, V by One, Serial ATA, programmable SerDes, and many more, available in major Fabs in process geometries as small as 7nm. They can also be ported to other foundries and leading-edge processes nodes on request.

Availability: These Semiconductor Interface IP Cores are available for immediate licensing either stand alone or with pre-integrated Controllers. For more information on licensing options and pricing please drop a request / MailTo

About T2M:

 T2MIP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: 

www.t-2-m.com

[waypajama6]

Disentangling the Organization involving Verteporfin Therapy with Death within Covid-19 Hospitalized Individuals by means of Ordered Clustering

Created compounds were screened for their impact on mobile stability versus different carcinoma mobile or portable outlines viz. MCF-7, HELA, Hep-2, NCI, HEK-293, as well as VERO through XTT bioassay from Twenty-four they would regarding medicine direct exposure utilizing doxorubicin and also methotrexate because regular drugs. Most of the materials proved to be wealthier compared to doxorubicin and also ingredients 7a, 7c, 7d, as well as 7i exhibited important anticancer action. Apoptotic Genetic fragmentation has been accomplished about MCF-7 as well as HEK-293 cell collections and found that will handful of substances displayed superb Genetics fragmentation design credit reporting apoptosis. Docking examine ended up being done by Surflexdock to determine potential procedure regarding motion involving produced ingredients employing X-ray crystallographic construction from the ATPase area regarding hTopoII alpha. Docking tests validated excellent connection between determined friendships together with the hTopoII alpha dog and the seen IC50 ideals. The existing review associated with quinoline-4-carboxylic acid solution types might be viewed as encouraging steer pertaining to future kind of strong hTopoII alpha inhibitors as book anticancer providers.Pulsed laserlight tests are a handy technique for a precise evaluation regarding probable fragile specific zones in the layout of your built-in circuit. The laser beam heart beat may provoke much the same effect as a chemical reaching together with the good thing about a perfect spot with the hitting stage. The present perform identifies a broad strategy to establish the Pulsed Laser beam Single Event Upset (SEU) Cross-section more than digital tour through depending data. The strategy is founded on a new coincidence indicator in which is important problem events through looking at synchronous components in the electronic circuit below make sure a reproduction with the layout operating with a management FPGA. A messages road, in the past generated by simply shot wrong doing investigation strategies about the reproduction, determines any one-way correspondence in between productivity designs and each touch change. Using this type of structure, your SEU is actually recognized dynamically producing an assessment between your operating model and the enterprise.Background Both graying along with cancer malignancy formation within mounts have right now been recently connected to a new duplication inside the STX17 gene. This kind of duplication, and a mutation from the ASIP gene in which raises MC1R process signaling, has an effect on cancer malignancy threat along with severity inside gray horses. Objective To determine if cancer malignancy weakness #Link# within grey Quarter Farm pets (QH) is leaner when compared with dull farm pets using their company dog breeds because of diminished MC1R signaling due to a high incidence from the MC1R chestnut coating colour allele inside the QH inhabitants. Animals A overall #Link# involving 335 gray QH using along with without dermal melanomas. Methods Blood or even hair follicle biological materials had been obtained from all #Link# farm pets for DNA removal and also genotyping pertaining to STX17, ASIP, as well as MC1R genotypes. Age group, sexual intercourse, and also outer most cancers profile along with level were recorded.

[nettimelogic]

High performance NTP Server

NetTimeLogic extended its portfolio of products with a long awaited high performance (S)NTP Server!

It is a SNTP Server according to RFC 4330/5905 (NTPv4) and completly handling NTP requests in the FPGA. This gives an unprecedented performance of 100k+ requests/s (~500k) with minimal resource usage and a best in class requests/watt and requests/money rate. It allows to completly offload the NTP Server functionality to the FPGA, meaning it does not need a CPU or NTP Stack at all.

Here you can see the synchronization accuracy of a SNTP client to our server

Here you can see our Server under heavy load (100k requests per second)

https://www.nettimelogic.com/ntp-server.php

btw this is the reference design hardware we use (~250$)

[myprogrammingsolver]

Lab 1: Basics of Mapping VHDL to FPGA Hardware

Overview In this lab, you will learn the basics of compiling synchronous circuit VHDL description to a target FPGA. The goal of this lab exercise is to become familiar with the Quartus tool, especially dealing with how compiler maps the design onto the FPGA hardware. This introductory exercise contains a step-by-step tutorial on getting started. After completing this exercise, you should know how…

[techav]

CPLD VGA Generator

Simply because I was told it couldn't be done — I built out a simple tile-based VGA video generator in a single 128 macrocell CPLD.

It generates VGA 640x480 resolution video at 60Hz using 8x8px tiles at 4 bit per pixel color. It supports selection of a single tileset for the entire image; or three separate tilesets, one for each horizontal third of the screen. Scrolling registers allow the image to be scrolled up to seven pixels horizontally or vertically. It still has some bugs in the CPU interface logic, but for a proof of concept I consider it a success.

It uses nearly all available logic in the CPLD, mostly for the registers used for counting pixels per line and lines per frame.

I started by laying out asynchronous logic in Logisim to see how feasible the idea would be, before transitioning to a fully synchronous design programmed in VHDL.

The project was challenging, but in the end it was easier than I expected. This simple design could easily be expanded in a larger chip (like an FPGA) to use multiple image planes, each with independent scrolling. A RAMDAC would be a great addition, since it would allow selection of 16 out of a much larger palette of colors, rather than the RGBB color I built around.